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We report the propagation of a square wave signal in a quasi-periodically driven Murali-Lakshmanan-Chua
(QPDMLC) circuit system. It is observed that signal propagation is possible only above a certain threshold
strength of the square wave or digital signal and all the values above the threshold amplitude are termed as
‘region of signal propagation’. Then, we extend this region of signal propagation to perform various logical op-
erations like AND/NAND/OR/NOR and hence it is also designated as the ‘region of logical operation’. Based
on this region, we propose implementing the dynamic logic gates, namely AND/NAND/OR/NOR, which can
be decided by the asymmetrical input square waves without altering the system parameters. Further, we
show that a single QPDMLC system will produce simultaneously two outputs which are complementary to
each other. As a result, a single QPDMLC system yields either AND as well as NAND or OR as well as NOR
gates simultaneously. Then we combine the corresponding two QPDMLC systems in a cross-coupled way and
report that its dynamics mimics that of fundamental R-S flip-flop circuit. All these phenomena have been
explained with analytical solutions of the circuit equations characterizing the system and finally the results
are compared with the corresponding numerical and experimental analysis.
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Nonlinear dynamics based computing is an
emerging field which can replace silicon chips and
is becoming increasingly popular in nonlinear and
chaotic dynamics, and computing research. Ac-
tually, Boolean based silicon chips are extremely
logical in their operations. These logical opera-
tions can be classified into two groups, namely
combinational logic circuits and sequential logic
circuits. The basic building blocks for combina-
tional logic circuits are the logic gates, namely
AND, OR, NOT, NAND, NOR, etc., whereas the
basic building block for sequential logic circuits
is the flip-flop. Here, we have proposed a new
mechanism by using a quasi-periodically driven
nonlinear dynamical system exhibiting a strange
non-chaotic attractor for constructing the logic
gates AND/NAND/OR/NOR and fundamental
R-S flip-flop circuit with Murali-Lakshmanan-
Chua circuit as an example. By only imposing
constraints on the logic high and logic low values
of the input signal, we are able to implement these
dynamic logic gates and flip-flop. In fact, with-
out altering the system parameters, we point out
how the logical operations can be decided by the
asymmetrical input square waves. Consequently,
dynamic computing using the behaviour of non-
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linear dynamical systems is shown to be quite im-
plementable in hardware devices. Our results also
show that nonlinearity is more significant than
the existence of chaos for design of the logic gates
and latches.
I. INTRODUCTION
In recent years, there has been new theoretical di-
rections in harvesting the richness of nonlinear dynam-
ics based computing. In particular, the phenomenon of
chaos can be exploited to do flexible computations. This
so-called chaos computing paradigm is driven by the mo-
tivation to use a single chaotic unit to emulate different
logic gates and ultimately construct a more dynamic ar-
chitecture. In this direction, the pioneering work of Sinha
and Ditto is based on the thresholding (clipping/limiter)
method to implement different logic gates1–4. Then
Prusha and Linder emphasized the importance of non-
linearity over chaos using a nonlinear paramaterized map
and illustrated why chaos and computation require non-
linearity5. Following this, Murali and Sinha proposed a
different scheme, in particular using synchronization of
a driver and response nonlinear system, to achieve logic
gate operations6–8. Recently, Murali et al6,7 had shown
that the interplay between a moderate noise floor and
the nonlinearity can be exploited for the design of key
logic gate structures termed as Logical Stochastic Res-
onance(LSR). This work was followed by Kohar et al
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2to demonstrate that the noise in conjunction with a pe-
riodic drive yields a consistent logic gate structure for
all noise strengths8. They also showed the existence of
noise-free LSR by driving a bistable system9 with pe-
riodic forcing. Consequently, nonlinear dynamics based
computing has received much attention and it has been
demonstrated over a variety of physical, chemical and bi-
ological systems10–15. Besides, many of the recent works
focussed on the possibility of utilizing a nonlinear sys-
tem, not just as a logic gate but also as a memory device.
In particular, Cafagna and Grassi proposed chaos based
S-R flip-flop from two cross coupled NOR gates imple-
mented by a single Chua’s circuit16. Campos-Canton et
al17 reported a reconfigurable analog block able to simu-
late different logic gates and S-R flip-flop with the logic
output signal based on the equation of the plane in ana-
lytic geometry. They validated their results with experi-
ments17. Kohar and Sudeshna Sinha demonstrated how
noise allows a bistable system to behave as a Set-Reset
latch as well as a logic gate11. Nan Wang and Aiguo
Song obtained Set-Reset latch logic operation in a sym-
metric bistable system subject to colored noise18. Apart
from logic gates and memory device, Campos-Canton et
al have proposed a parameterized method to design all
multivibrator circuits via chaotic Chua circuit system.
These authors have electronically realized all multivibra-
tor circuits, pulse generator and a full S-R flip-flop de-
vice19.
Recently, two of the present authors described the im-
plementation of dynamic logic gates using Logical Vi-
brational Resonance(LVR) by driving a piecewise linear
non-autonomous system with periodic forcing20. On em-
ploying a second harmonic perturbation to a periodically
driven nonlinear system to exhibit the vibrational res-
onance phenomenon, it has been found21–30 that if the
frequency of the second harmonic force and the driving
force are incommensurate, then their ratio will be irra-
tional and one can find the occurrence of strange non-
chaotic attractors (SNAs) in these systems. Such systems
are designated as quasiperiodically driven nonlinear sys-
tems (QPDNS). Though quasiperiodically driven nonlin-
ear systems are ubiquitous, widespread and are observed
in numerous physical, and biological situations29,30, one
can make use of them to propagate signals, and to de-
sign and implement dynamic logic gates, and flip-flop
operations using certain nonlinear circuits. Operating
the circuit in a SNA regime exploits needed nonlinearity
without the exponential divergence of nearby trajectories
associated with chaos. As a result, robust nonlinear dy-
namics based computing is possible against noise. So far,
to our knowledge, quasiperiodically driven nonlinear sys-
tems exhibiting SNAs have not been used in the literature
to achieve nonlinear dynamics based computing. In this
paper, we first make use of a quasi-periodically driven
Murali-Lakshmanan-Chua (QPDMLC) circuit system to
enhance nonlinear dynamics based computing.
In all the previous studies of nonlinear dynamics based
computing, the two logical inputs that are to be log-
ically added are considered either as perturbations on
the potential well using current sources or as external
perturbations using voltage sources for building logic
gates. Apart from these, to get the desired logic behav-
ior, one has to change either the system parameters or in-
clude an asymmetry bias on nonlinear systems exhibiting
phenomena like chaos synchronization, threshold mecha-
nism, and stochastic resonance. Recently a new mecha-
nism was proposed to get dynamic logic gates by impos-
ing constraints on the high (1) and low (0) states of the
logical inputs in Logical Vibrational Resonance Murali-
Lakshmanan-Chua circuit system20. In this mechanism,
there is no need to alter either the system parameters
or add external asymmetry bias to get dynamic logic be-
havior. Hence, it is easier to design dynamic logic gates
through this method rather than with the other tech-
niques because the amplitudes of the two square waves
or digital signals will be the deciding factor for the dy-
namic gates.
In this paper, we make use of the mechanism proposed
by two of the present authors20 and modify it to yield
conditions for AND/NAND and OR/NOR gates to meet
our needs for building dynamic logic gates. The reason to
modify the above mechanism is due to the availability of
different selective bounded AND, OR and NOT response
regions in the two parameter phase diagram. As a result,
to select any logical operation, one has to change not only
the amplitude of the second harmonic force but also the
amplitude of the positive or high state input logical sig-
nal. However, this is not required in the present paper,
where the asymmetric amplitudes of logical input alone
will be the deciding factor for different logical behaviors.
This is due to the occurrence of selective bounded and
same response regions which correspond to AND and OR
operations, respectively, in the two parameter diagram.
Apart from this, we have also reported that the single
QPDMLC system can logically add the given two logi-
cal inputs and yield not only logical AND or OR via x
variable, but also provide its complement, that is NAND
or NOR, through y variable simultaneously. Thus, we
first demonstrate in an electronic circuit in which the oc-
currence of parallel implementation of logic gates can be
implemented. By using this parallelism inherent in this
circuit, we obtain active high R-S flip-flop and active low
R-S flip-flop from the two cross-coupled QPDMLC cir-
cuit. These kind of results have not been observed in
any of the previous studies.
However, the success of nonlinear dynamics based com-
puting is based on the fact that how far the given square
wave or digital signal is propagated by the nonlinear sys-
tem under various phenomena like stochastic resonance
and vibrational resonance31. Taking into account these
considerations, we evaluated the threshold amplitude for
the input square wave or digital signal to be propagated
by the QPDMLC system. The region above the thresh-
old amplitude called the ‘region of signal propagation’
is depicted in a two parameter phase diagram. From
the region of signal propagation, we determine the con-
ditions for logic high or positive peak and logic low or
negative peak inputs to get the desired AND/OR and
3NAND/NOR behaviors simultaneously. Further, we ex-
tend this idea to implement the fundamental R-S flip-
flop by combining two QPDMLC systems operating in
the NAND gate mode which is simpler to understand.
All these phenomena have been explained by the ana-
lytical solution to the normalized circuit equation of the
MLC circuit with an incommensurate frequency second
harmonic driving force and the results are compared with
the numerical solutions obtained by solving the normal-
ized circuit equations using the Runge-Kutta fourth order
method. Thus, we have succeeded in designing the de-
sired dynamic computing elements, namely the dynamic
logic gates and R-S flip-flop, via the QPDMLC system
without altering the system parameters and are able to
prove that the amplitudes of the logic high and low states
are the deciding factors for dynamic computing.
The structure of the paper is as follows. In Sec.II, the cir-
cuit realization of QPDMLC system has been discussed
and its solutions are analytically derived (see Appendix
A). In Sec.III, we have successfully explained the possi-
bility of propagation of the square wave or digital signal
via QPDMLC through a two parameter phase diagram
using the analytical as well as numerical solutions. Fol-
lowing this we have discussed the analytical, numerical
and experimental implementation of logic gates and R-S
Flip-flop using the QPDMLC system in Sec. IV and Sec.
V, respectively.
II. CIRCUIT REALIZATION OF QUASI-PERIODICALLY
DRIVEN MURALI-LAKSHMANAN-CHUA SYSTEM
Let us consider a simple electronic circuit correspond-
ing to a quasi-periodically driven Murali-Lakshmanan-
Chua (QPDMLC)25,32–35 circuit system as shown in
Fig. 1.
FIG. 1. Circuit realization of Murali-Lakshmanan-Chua cir-
cuit with quasiperiodically driving force.
By applying Kirchoff’s law, the dynamical equations
can be represented as follows:
C
dv
dt
= iL − g(v),
L
diL
dt
= −RiL −RsiL − v + f1 sin(Ω1t) + f2 sin(Ω2t),
(1)
where v and iL are the voltage across capacitor C, and
current through the inductor L, respectively in the non-
linear system, while f1 and f2 are the strengths of the ex-
ternal periodic voltage sources of frequencies Ω1 and Ω2,
respectively. Here g(v) represents the piecewise-linear
characteristic function of Chua’s diode in the system:
g(v) =
 m0v + (m0 −m1)Bp, v < −Bp,m1v, −Bp ≤ v ≤ Bp,m0v + (m1 −m0)Bp, v > Bp. (2)
In eq. (2), m0 and m1 are the inner and outer slopes of
the (v − i) characteristic curve of the Chua’s diode, re-
spectively, and Bp is the break point which distinguishes
the inner and outer slopes of the (v − i) curve. For ana-
lytical and numerical confirmation we rescale Eqs. (1) by
redefining v = xBp, iL = yGBp, G = 1/R, ω1 = Ω1C/G,
ω2 = Ω2C/G, t = τC/G and τ as t. The set of normal-
ized equations obtained after rescaling are as follows:
x˙ = y − h(x), (3a)
y˙ = −β(1 + ν)y − βx+ F1 sin(ω1t) + F2 sin(ω2t), (3b)
where the overdot indicates the time differentiation and
h(x) =
 bx+ (a− b), x > 1,ax, |x| ≤ 1,bx− (a− b), x < −1, (4)
and β = C/LG2, ν = GRs, F1/2 = f1/2β/Bp, a = Ga/G,
b = Gb/G, Ga = m1 = −0.76 ms, Gb = m0 = −0.41 ms
and Bp = 1V . The parameters are fixed at a = −1.02,
b = −0.55, ν = 0.015, β = 1.0, ω1 = 2.0. To investigate
the system under quasi-periodic forcing, the frequency
of the second harmonic force is kept as ω2 =
√
5−1
2 to
meet the requirement that the ratio of the frequencies
ω1
ω2
is irrational. The analytical solutions of the above
system (3) has been discussed briefly in Appendix A.
III. PROPAGATION OF SQUARE WAVE SIGNAL
THROUGH QUASI-PERIODICALLY DRIVEN MURALI -
LAKSHMANAN - CHUA CIRCUIT SYSTEM
In order to propagate the digital signal, a voltage
source or square wave signal represented by I ′ (which
is to be designated as I after rescaling, I = I ′β/Bp, in
the normalized equations) is added in series with the ex-
ternal driving force as shown in Fig. ??. After applying
Kirchoff’s law and rescaling, the set of normalized equa-
tions become
x˙ = y − h(x),
(5a)
y˙ = −β(1 + ν)y − βx+ F1 sin(ω1t) + F2 sin(ω2t) + I.
(5b)
The corresponding solutions are given by
4FIG. 2. Murali-Lakshmanan-Chua circuit with a second har-
monic driving force f2, having an incommensurate frequency,
and random pulsed voltage source (I ′).
y(t) = C ′10,± exp(α1t) + C
′2
0,± exp(α2t) + E
′
1 + E12 sin(ω1t)
+E13 cos(ω1t) + E22 sin(ω2t) + E23 cos(ω2t), (6)
and
x(t) = 1/β
[
− C ′10,± (α1 + σ) exp(α1t)
−C ′20,± (α2 + σ) exp(α2t)
+(E12ω1 + E13σ) cos(ω1t)
+(F1 − E12σ + E13ω1) sin(ω1t)
+(E22ω2 + E23σ) cos(ω2t)
+(F2 − E22σ + E23ω2) sin(ω2t)− E′1σ + I
]
, (7)
where E′1 =
µI+∆
B and the integrating constants be-
come
C ′10,± = exp(−α1t0)/(α1 − α2)
[
− βx0
+[E12ω1 + E13(α2 + 2σ)] cos(ω1t0)
+[F1 + E12α2 + E13ω1] sin(ω1t0)
+[E22ω2 + E23(α2 + 2σ)] cos(ω2t0)
+[F2 + E22α2 + E23ω2] sin(ω2t0)
−E′1α2 − y0(α2 + σ)− I
]
, (8)
C ′20,± = exp(−α1t0)/(α2 − α1)
[
− βx0
+[E12ω1 + E13[α1 + 2σ)] cos(ω1t0)
+[F1 + E12α1 + E13ω1] sin(ω1t0)
+[E22ω2 + E23(α1 + 2σ)] cos(ω2t0)
+[F2 + E22α1 + E23ω2] sin(ω2t0)
−E′1α1 − y0(α1 + σ)− I
]
. (9)
Choosing the initial conditions as x0 = 0.2, y0 = 0.3
at t0 = 0, we fix F1 = 0.08. Thus, for various values
of F2 in the range 0 to 0.2, different amplitudes (δ) of
the square wave signals are employed in the QPDMLC
system (5). On evaluating the solutions x and y of the
system (5) by using Eqs.(7) and (6), it has been found
that only for a critical value or above the amplitude (δ)
of the square wave signal alone it will be propagated
by the QPDMLC system through its state variables x
and y. For all other values of δ (that is lower than the
critical value for fixed F2 value), the state variable x of
the system is either in x > 0 (logic high state) region
or in x < 0 (logic low state) region or in the bistable
region. Further, the state variable y of the system is
always found to be complementary to the state variable x.
FIG. 3. Two parameter (F2 − δ) phase diagram between the
strength δ of the input signal and amplitude of force F2 for
a fixed F1 = 0.08. (a) and (c) represent the response of the
state variable x obtained by the analytical solution (Eq. 7)
and numerical solution, respectively, for the random digital
input signal; the red region corresponds to input signal prop-
agation; the green region corresponds to the logical low state
(x < 0) irrespective of the state of the input; the blue region
corresponds to the logical high state (x > 0) irrespective of
the state of the input and the pink region corresponds to the
bistable state (x > 0 and x < 0). (b) and (d) represent the
same as in (a) and (c), respectively, but now with the y state
variable.
Without loss of generality, for the random input
square wave or digital signal, the logical high (1) state
is taken as +δ and logical low (0) state as −δ. Then,
the nature of the state variables x and y are analyzed
using Eqs.(7) and (6) and they are plotted in two
parameter phase diagrams as shown in Figs. 3(a) and
3(b), respectively. The state variable x of the system
(5) mimics the input square wave or digital signal such
that the logic high input is obtained at the output as
x > 0 and logic low input is obtained as x < 0 at the
output. This type of response of the QPDMLC system
(5) for the random input square wave or digital signal
corresponds to the red region of the two parameter
phase diagram as shown in Fig. 3(a). Hence, this region
5FIG. 4. From top to bottom: (a) corresponds to a stream
of random input signal I for 3.0 seconds with amplitude δ =
0.006. (b) represents the dynamic logic response of the system
(5) using analytical solutions. (c) represents the dynamic logic
response of the system (5) using numerical method. For the
interval [0 : 1.0 s], F2 = 0.01 is chosen in the green region; for
the interval [1.0 : 2.0 s], F2 = 0.04 is chosen in the red region
and then for the interval [2.0 : 3.0 s], F2 = 0.16 is chosen in
the blue region of two parameter phase diagram.
is called the signal propagation region. On the other
hand, in Fig. 3(a), the green region corresponds to the
logical output response 0− state, that is x < 0, the blue
region corresponds to the logical output response 1−
state, that is x > 0, and the pink region corresponds to
the bistable state (x > 0 and x < 0) irrespective of the
states of the digital input signal. Thus, we interpret the
output state of QPDMLC system x(or y) < 0 as logic
low output 0 and the state x(or y) > 0 as logic high
output 1 throughout our discussion.
On the other hand, the corresponding state variable
y of the same system mimics the inverted input square
FIG. 5. From top to bottom: (a) corresponds to a stream
of random input signals I1 and I2 for 1.0 second. (b) Actual
AND output (1 represents high state and −1 represents low
state). (c) represents the dynamic logic response of the system
(5) using the analytical solution. (d) represents the dynamic
logic response of the system (5) using numerical method. Dur-
ing the interval [0 : 1.0 s], the state variable x mimics AND
operation and the variable y mimics NAND operation.
wave or digital signal which corresponds to the red region,
while the green region corresponds to the logical output
response 0− state, that is y < 0, while the blue region
corresponds to the logical output response 1− state, that
is y > 0, and the pink region corresponds to the bistable
state irrespective of the logical states of the input signal
as shown in Fig. 3(b).
Numerical simulations of the system (5) has been per-
formed using the Runge-Kutta fourth (RK IV) order al-
gorithm. The different responses (state variables x and
6y) of the system to the random digital input signal are
plotted as two parameter phase diagrams as in Figs. 3(c)
and 3(d), respectively, which are found to be in complete
agreement with the analytical results.
Finally, the above behaviors have been further con-
firmed for the random signal propagation (see Fig. 4(a))
with amplitude δ = 0.006 by choosing different F2
values in different regions of the two parameter phase
diagram for different time intervals. They are plotted in
Fig. 4(b)(red line represents x state variable and green
line represents y state variable) using the analytical so-
lution. It has been found that for the interval [0 : 1.0 s],
choosing F2 = 0.01 (blue region in the two parameter
phase diagram (see Fig. 3(a)) using the state variable x
and green region in the two parameter phase diagram
(see Fig. 3(b)) using the state variable y), the state of
the QPDMLC system x is found to be always in the
logic low state (x < 0) and y is in the logic high state
(y > 0) irrespective of the state of the inputs +δ or −δ.
On the other hand, for the interval [1.0 : 2.0 s] with
F2 = 0.04 (red region in Figs. 3(a) and 3(b)), the system
state variable x mimics the input state which confirms
the signal propagation and the system state variable
y mimics the inverted input state which confirms the
inverted signal propagation, respectively. Then for the
interval [2.0 : 3.0 s] with F2 = 0.16 (the pink region
in Figs. 3(a) and 3(b)), the system states x and y are
in a bistable state. Fig. 4(c) is obtained by numerical
method which also confirms these behaviors.
IV. IMPLEMENTATION OF LOGIC GATES VIA
QPDMLC CIRCUIT
The combinational logic circuit element or logic gate
is composed of strange non-chaotic non-linear system,
namely the MLC system with an external incommensu-
rate frequency driving force and two random pulsed volt-
age sources I ′1 and I
′
2 instead of a single voltage source I
′
shown in Fig. ??. As pointed out by Venkatesan, Murali
and Lakshmanan25, the parameters of the QPDMLC cir-
cuit system is set to exhibit a strange non-chaotic attrac-
tor (SNA) by choosing F1 = 0.08 and F2 = 0.07454785
throughout our discussion for the nonlinear dynamics
based computing. In order to perform the logical opera-
tions, one must have at least two input signals. Hence,
the two voltage sources I1 and I2 serve this purpose and
after rescaling they will become I1 + I2 instead of I in
Eqs. (5b), (6), (7), (8), and (9), respectively.
With these input signals, the four possible input com-
binations (0, 0), (0, 1), (1, 0), (1, 1) are merged into
three different input combinations (0, 0), (0, 1)/(1, 0) and
(1, 1). The low input is taken as ν1 for logical 0 and the
high input as ν2 for logical 1. With no loss of general-
ity, consider the two inputs I1 and I2 to take the value
ν1 when the logic input is 0, and the value ν2 when the
logic input is 1. Then, the two logical inputs are logi-
cally added for different combinations either by AND or
FIG. 6. Same as in Fig. 5 but with the random inputs for
OR gate operation. During the interval [0 : 1.0 s], the state
variable x mimics OR operation and the variable y mimics
NOR operation.
by OR manner so as to yield the resultant which is ei-
ther a logic low output 0 which corresponds to a value
less than or equal to −δT or a logic high output 1 cor-
responding to a value greater than or equal to δT . The
polarity of δT specifies either the system resides in a pos-
itive potential well or a negative potential well. Further,
7δT is the amplitude of the digital input signal to be prop-
agated by the QPDMLC system discussed in the previous
section. As a result, the value of δT and F2 will always
be chosen in the signal propagation region of QPDMLC
system shown in the two parameter phase diagram (red
region in Fig. 3(a)) corresponding to the state variable
x. Let the system parameters be chosen as δT = 0.05
and F2 = 0.07454785. This is because the parameters in
this region alone make the QPDMLC system to logically
add the given two inputs and finally yield an output that
is similar to either AND or OR gate operation. Hence,
this region can also be named as ‘region of logical op-
eration’. With these considerations the three possible
input combinations are added logically either as AND
or as OR manner and the resultant should necessarily
satisfy the signal propagation condition (or the resultant
δT value should necessarily lie on the red region or sig-
nal propagation region or logical operation region of the
two parameter phase diagram corresponding to x state
variable) as follows:
AND Gate:
ν1 + ν1 ≤ −δT , (10a)
ν1 + ν2 ≤ −δT , (10b)
ν2 + ν2 ≥ δT . (10c)
From Eq.(10c), ν2 ≥ δT2 . On substituting in Eq.(10b),
ν1 ≤ −3δT2 which also satisfies Eq.(10a). Thus,
ν1 ≤ −3δT
2
, (11a)
ν2 ≥ δT
2
, (11b)
are the conditions for AND operation.
OR Gate:
ν1 + ν1 ≤ −δT , (12a)
ν1 + ν2 ≥ δT , (12b)
ν2 + ν2 ≥ δT . (12c)
With Eq.(12a) , ν1 ≤ −δT2 . On substituting in Eq.(12b),
ν2 ≥ 3δT2 which also satisfies Eq.(12c). Thus
ν1 ≤ −δT
2
, (13a)
ν2 ≥ 3δT
2
, (13b)
are the conditions for OR operation.
As an example, let us fix the parameters, F1 = 0.08,
F2 = 0.07454785 and δT = 0.05 in the propagation re-
gion (red region) of the two parameter phase diagram
shown in Fig. 3(a). As a result, the low (ν1) and high
(ν2) states of the input signal become ν1 = −0.075 and
ν2 = 0.025, respectively for AND/NAND operation from
Eq. (11). Similarly, Eq. (13) results in ν1 = −0.025 and
ν2 = 0.075, respectively, for OR/NOR operation. With
these values, for the various logical input combinations
(ν1, ν1), (ν1, ν2), (ν2, ν1), and (ν2, ν2), the state variable
x of the QPDMLC system mimics AND, and y mim-
ics NAND operations simultaneously as shown in Fig. 5.
Similarly, for various combinations of ν1 = −0.025 and
ν2 = 0.075, the system shows the OR and NOR response
as in Fig. 2.
A. Experimental investigation
The dynamics of the QPDMLC system, namely, the
MLC system with an external incommensurate frequency
driving force with two square pulses I ′1 and I
′
2 instead
of a single input square pulse I ′ [see Fig. 1] has been
investigated experimentally. To confirm our numerical
results through experimental study of the circuit given
in Fig2. ??, the circuit parameters corresponding to the
dimensionless units of parameters used in our above nu-
merical studies are fixed at C = 10nF , L = 18mH,
R = 1340ohms, Rs = 20ohms, γ1(=
Ω1
2pi ) = 23706.667Hz
and γ2(=
Ω2
2pi ) = 7325.763Hz, f1 = 0.056572Vrms and
f2 = 0.05270Vrms. For this set of system parameter val-
ues, it has already been observed that the circuit exhibits
strange non-chaotic behaviour25. Now, under the influ-
ence of two inputs, I ′1 and I
′
2, the change in the time series
of the attractor is obtained by measuring the voltage ‘v’
across the capacitor ‘C’ and the current iL through the
inductor ‘L’ in the form of voltage drop across the cur-
rent sensing resistor ‘Rs’ (vs = RsiL). The two inputs I
′
1
and I ′2 and the voltages ‘v’ and ‘vs’ are connected to the
channels 1, 2, 3 and 4 of the Agilent Mixed Storage Os-
cilloscope (MSO-X 3014A). Then, for the two appropri-
ate asymmetric input square waves, the response of the
QPDMLC system exhibits AND gate (in the ‘v’ variable)
and NAND gate (in the ‘vs’ variable) (see Fig. 7). For
another set of two appropriate asymmetric input square
waves, the system behaves as OR gate (when we measure
the voltage across ‘C’) and NOR gate (when we measure
the voltage across ‘Rs’) (see Fig. 8). Thus the parallelism
of AND and NAND as well as OR and NOR are inherent
in the QPDMLC circuit, which will help to perform the
logic operations faster.
V. IMPLEMENTATION OF R-S FLIP-FLOP VIA
QPDMLC CIRCUIT
Next we consider a system of two QPDMLCs mimick-
ing AND/NAND gates are coupled to form a basic build-
ing block for sequential logic circuit, which is termed as
a Flip-Flop circuit. Thus, the two coupled QPDMLC
circuit systems characterizing an active high as well as
8FIG. 7. Experimental confirmation of logic AND/NAND
gate. From top to bottom: Green and blue square waves
represent the two input signals, pink waveform represents the
voltage response (v) of QPDMLC circuit across the capac-
itor C, which mimics AND operation and the yellow wave-
form represents the voltage response (vs) of QPDMLC circuit
across the sensing resistor Rs, which mimics NAND opera-
tion.
FIG. 8. Experimental confirmation of logic OR/NOR gate.
From top to bottom: Green and blue square waves represent
the two input signals, pink waveform represents the voltage re-
sponse (v) of QPDMLC circuit across the capacitor C, which
mimics OR operation and the yellow waveform represents the
voltage response (vs) of QPDMLC circuit across the sensing
resistor Rs, which mimics NOR operation.
active low R-S flip-flop is represented as follows:
x˙1 = y1 − h(x1),
y˙1 = −β(1 + ν)y1 − βx1 + F1 sin(ω1t) + F2 sin(ω2t) + S
+I(y2),
x˙2 = y2 − h(x2),
y˙2 = −β(1 + ν)y2 − βx2 + F1 sin(ω1t) + F2 sin(ω2t) +R
+I(y1), (14)
where
I(y1,2) =
{
3y1,2
2 , y1,2 < 0,y1,2
2 , y1,2 > 0.
The solution of the above characteristic equations is
found to be similar to the solution of individual
QPDMLC system (5) just by modifying the constant I
by R + I(y1) and S + I(y2), respectively. Thus, the so-
lutions x1,2 and y1,2 are obtained from Eqs. (7) and (6)
by replacing I by S + I(y2) and R + I(y1), respectively,
and one can plot the response of the coupled system (14)
as shown in Fig. 6(b). Here, we interpret y1 as the out-
put Q and y2 as the output Q¯ of the R-S flip-flop. Also,
the state variables y1,2 > 0 are taken as the logical high
output and y1,2 < 0 are taken as the logical low output.
Finally, the various operations of the active high R-S flip-
flop are described as follows:
1. When S and R inputs are both ν1 = −0.075 or low,
the outputs y1 and y2 simultaneously go to the logical
low (0) or y1,2 < 0. This represents the prohibited or
forbidden state for the flip-flop.
2. When S is ν1 = −0.075 or low and R is ν2 = 0.025 or
high, the y1 output is set to the logical high (1) or y1 > 0
and y2 output is reset or cleared to low (0) or y2 < 0.
This mimics the set condition.
3. When S is ν2 = 0.025 or high and R is ν1 = −0.075 or
low, the y1 output is reset to the logical low (0) or y1 < 0
and y2 output is set to high (1) or y2 > 0. This mimics
the reset condition.
4. When S and R inputs are both ν2 = 0.025 or high, the
coupled QPDMLC system leaves the outputs y1 and y2
in their previous complementary states. This shows the
condition for holding or idle or rest or memory effect.
Similarly the response of the state variables x1 taken as
Q′ and x2 taken as Q¯′ are shown in Fig. 7(b) which is
designated as active low R-S flip-flop. It is found that the
set and the reset conditions are interchanged for the state
variables x1,2. The above results are verified numerically
using the Runge-Kutta fourth order method and plotted
in Figs. 6(c) and 7(c) for the state variables y1,2 and x1,2,
respectively.
VI. CONCLUSIONS
In summary, we have deduced the equations for a
quasi-periodically driven Murali-Lakshmanan-Chua sys-
tem which mimics dynamic logic gates and fundamen-
tal R-S flip-flop and an exact analytic solution has been
given. Further, we have shown the propagation of square
waves or digital signals through the quasi-periodically
driven Murali-Lakshmanan-Chua circuit system is possi-
ble for certain regions named as signal propagation region
in the two parameter phase diagram. We have extended
this idea of signal propagation to construct the basic
building blocks for combination logic circuits, namely
logic gates, and basic building block for sequential logic
circuit, namely flip-flop. In particular, we have shown
the direct and flexible implementation of the desired ba-
sic logic gates OR / NOR as well as AND / NAND using
the QPDMLC system by properly choosing the values
of logic high and logic low inputs which are designated
as the asymmetrical input signals. These asymmetrical
amplitudes for positive and negative states of the in-
put signal are obtained by the conditions for AND and
9FIG. 9. From top to bottom: (a) corresponds to a stream of
random input signals S and R for 1.8 seconds. (b) represents
the dynamic logic response of the coupled QPDMLC system
(14) obtained by analytical method. (c) represents the dy-
namic logic response of the coupled QPDMLC system (14)
obtained by numerical method. State variable y1 mimics the
Q output and the state variable y2 mimics the Q¯ output of
the R-S flip-flop. S represents setting Q = 1 and Q¯ = 0, R
represents resetting Q = 0 and Q¯ = 1, F represents forbidden
state, that is both Q and Q¯ coexist in the same state, and H
represents holding the previous state as it is.
OR gates using the parameters δ and F2 in the signal
propagation region of the two parameter phase diagram.
Later, we have extended this idea to implement the active
high R-S flip-flop and active low R-S flip-flop simultane-
ously, by combining the two QPDMLC systems under
AND/NAND conditions. All these behaviors are stud-
ied by analytical method and verified with the numerical
results. The logic gates have also been experimentally
realized. It has been concluded that all these dynamic
computings are done without altering the system param-
eters which in turn depends on the asymmetrical ampli-
tudes of the input square wave signals. Such a scheme of
implementation of basic dynamic logic gates and flip-flop
for digital circuits may serve as ingredients of a general
purpose device more flexible than statically wired hard-
ware.
FIG. 10. Same as in Fig. 6 but with the state variables x1,2.
Here the state variable x1 mimics the Q
′ output and the state
variable x2 mimics the Q¯′ output of the R-S flip-flop. S rep-
resents setting Q′ = 1 and Q¯′ = 0, R represents resetting
Q′ = 0 and Q¯′ = 1, F represents forbidden state, that is both
Q′ and Q¯′ coexist in the same state, and H represents holding
the previous state as it is.
VII. ACKNOWLEDGEMENTS
The authors thank the reviewers for their valuable sug-
gestions. The authors would like to thank Dr. K.Murali
and Dr. K.Srinivasan for their help in implementing the
experiments. The work of ML was supported by NASI
Platinum Jubilee Senior Scientist Fellowship.
Appendix A: Analytical solutions for the quasi-periodically
driven MLC Circuit
The system (3) can be explicitly integrated in terms
of elementary functions in each of the three regions D0,
D+ and D− (|x| ≤ 1, x > 1 and x < −1) separately and
matched across the boundaries to obtain the full solution
as shown below34.
It is found that in each one of the regions D0, D+ and
D−, the system (3) can be represented as a single second
order inhomogeneous linear differential equation for the
variable y(t),
10
y¨ + (β + βν + µ)y˙ + (β + µβν + βµ)y = ∆ + µF1 sin(ω1t)
+ω1F1 cos(ω1t) + µF2 sin(ω2t) + ω2F2 cos(ω2t),(A1)
where
µ = a, ∆ = 0 in region D0,
µ = b, ∆ = ±β(a− b) in region D± .
The general solution of the system (3) can be written as
y(t) = C10,± exp(α1t) + C
2
0,± exp(α2t) + E1 + E12 sin(ω1t)
+E13 cos(ω1t) + E22 sin(ω2t) + E23 cos(ω2t), (A2)
where C10,± and C
2
0,± are integration constants in the
appropriate regions D0, D±, and
A = β + βν + µ,
B = β + µβν + βµ,
α1,2 = (−A±
√
A2 − 4B)/2,
E1 = 0 in region D0,
E1 = ∆/B in region D±,
E12 =
[F1ω
2
1(A− µ) + µF1B]
[A2ω21 + (B − ω21)2]
,
E13 =
F1ω1[B − ω21 − µA]
[A2ω21 + (B − ω21)2]
,
E22 =
[F2ω
2
2(A− µ) + µF2B]
[A2ω22 + (B − ω22)2]
,
E23 =
F2ω2[B − ω22 − µA]
[A2ω22 + (B − ω22)2]
. (A3)
Knowing y(t) and substituting for y, y˙ from Eq.(A2), the
value of x(t) is obtained from Eq. (3b) and is found to
be
x(t) = 1/β
[
− C10,± (α1 + σ) exp(α1t)−
C20,± (α2 + σ) exp(α2t) + (E12ω1 + E13σ) cos(ω1t)
+(F1 − E12σ + E13ω1) sin(ω1t)
+(E22ω2 + E23σ) cos(ω2t)
+(F2 − E22σ + E23ω2) sin(ω2t)− E1σ
]
, (A4)
where σ = β(1 + ν) and the values of the integration
constants, namely C10,± and C
2
0,±, are obtained by
substituting the initial condition at t = t0, x(t0) = x0
and y(t0) = y0 in Eqs. (A2) and (A4). On solving
further, the values of the constants are found as
C10,± = exp(−α1t0)/(α1 − α2)
[
− βx0 + [E12ω1
+E13(α2 + 2σ)] cos(ω1t0)
+[F1 + E12α2 + E13ω1] sin(ω1t0)
+[E22ω2 + E23(α2 + 2σ)] cos(ω2t0)
+[F2 + E22α2 + E23ω2] sin(ω2t0)
−E1α2 − y0(α2 + σ)
]
,
(A5)
C20,± = exp(−α1t0)/(α2 − α1)
[
− βx0 + [E12ω1
+E13[α1 + 2σ)] cos(ω1t0)
+[F1 + E12α1 + E13ω1] sin(ω1t0)
+[E22ω2 + E23(α1 + 2σ)] cos(ω2t0)
+[F2 + E22α1 + E23ω2] sin(ω2t0)
−E1α1 − y0(α1 + σ)
]
.
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